A new low - power high - performance logic family / Orouba Faraj Alali ; Supervised Aly Ezzat Salama

By:

Orouba Faraj Alali

Contributor(s):

Aly Ezzat Salama []

Language: Eng Publication details: Cairo : Orouba Faraj Alali , 2005Description: 110P : charts ; 30cmOther title:

عائلة منطقية جديدة : منخفضة - الطاقة خالية - السرعة [Added title page title]

Subject(s):

Online resources:

Click here to access online

Available additional physical forms:

Issued also as CD

Dissertation note: Thesis (PH.D.) - Cairo University - Faculty Of Engineering - Department Of Electronics and Communications Summary: In this thesis , we presented a new logic family , referred as clock - pulse control MOS current mode logic (CPC - MCML) The new logic utilizes the clock - pulse control scheme to reduce dynamic power and enhance performance by putting

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Home library	Call number	Status	Barcode
Thesis	قاعة الرسائل الجامعية - الدور الاول	المكتبة المركزبة الجديدة - جامعة القاهرة	Cai01.13.08.Ph.D.2005.Or.N. (Browse shelf(Opens below))	Not for loan	01010110043995000
CD - Rom	مخـــزن الرســائل الجـــامعية - البدروم	المكتبة المركزبة الجديدة - جامعة القاهرة	Cai01.13.08.Ph.D.2005.Or.N. (Browse shelf(Opens below))	Not for loan	01020110043995000

Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	Cai01.13.08.Ph.D.2005.Mo.T. Three Developed Adaptive Blind Equalizers /	Cai01.13.08.Ph.D.2005.Mo.T Theory and implementation of a large - scale arabic phonetic transcriptor , and applications /	Cai01.13.08.Ph.D.2005.Mo.T Theory and implementation of a large - scale arabic phonetic transcriptor , and applications /	Cai01.13.08.Ph.D.2005.Or.N. A new low - power high - performance logic family /	Cai01.13.08.Ph.D.2005.Or.N. A new low - power high - performance logic family /	Cai01.13.08.Ph.D.2005.Sa.C. Computer aided pronunciation learning system using statistical based automatic speech recognition techniques /	Cai01.13.08.Ph.D.2005.Sa.C. Computer aided pronunciation learning system using statistical based automatic speech recognition techniques /	Next

Thesis (PH.D.) - Cairo University - Faculty Of Engineering - Department Of Electronics and Communications

In this thesis , we presented a new logic family , referred as clock - pulse control MOS current mode logic (CPC - MCML) The new logic utilizes the clock - pulse control scheme to reduce dynamic power and enhance performance by putting

Issued also as CD

There are no comments on this title.

to post a comment.

Click on an image to view it in the image viewer