Low power design for pipelined analog to digital converters / Mahmoud Mostafa Abdoallah Abdoalwahab ; Supervised Abdelhalim Shousha , Mohamed Dessouky
Material type:
TextLanguage: English Publication details: Cairo : Mahmoud Mostafa Abdoallah Abdoalwahab , 2010Description: 106 P. : charts ; 30cmOther title: - تصميم المحولات التناظرية الرقمية الأنبوبية منخفضة القدرة [Added title page title]
- Issued also as CD
| Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
|---|---|---|---|---|---|---|---|
Thesis
|
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2010.Ma.L (Browse shelf(Opens below)) | Not for loan | 01010110053862000 | ||
CD - Rom
|
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2010.Ma.L (Browse shelf(Opens below)) | 53862.CD | Not for loan | 01020110053862000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| Cai01.13.08.M.Sc.2010.Kh.L Low power high speed digital arithmetic circuit / | Cai01.13.08.M.Sc.2010.Ma.A Adaptive equalization techniques in multipath fading channels in the HF band / | Cai01.13.08.M.Sc.2010.Ma.A Adaptive equalization techniques in multipath fading channels in the HF band / | Cai01.13.08.M.Sc.2010.Ma.L Low power design for pipelined analog to digital converters / | Cai01.13.08.M.Sc.2010.Ma.L Low power design for pipelined analog to digital converters / | Cai01.13.08.M.Sc.2010.Ma.O Opportunistic cognitive relaying for wireless Networks : Performance analysis and optimization / | Cai01.13.08.M.Sc.2010.Ma.O Opportunistic cognitive relaying for wireless Networks : Performance analysis and optimization / |
Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and communication
Pipelined analog to digital converters have been previously considered using same number of bits per stage architectures different bits distributions rather than fixed bit resolution-per-stage architectures have to be considered for optimizing the resulting area and power dissipation while minimizing stringent requirements of the constituting building blocks
Issued also as CD
There are no comments on this title.
Click on an image to view it in the image viewer