Verification of decimal floating-point operations / Amr Abdelfatah Ramdan Sayed Ahmed ; Supervised Hossam A. H. Fahmy
Material type:
TextLanguage: English Publication details: Cairo : Amr Abdelfatah Ramdan Sayed Ahmed , 2011Description: 98 P. ; 30cmOther title: - التحقق من صحة العمليات الحسابية العشرية [Added title page title]
- Issued also as CD
| Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
|---|---|---|---|---|---|---|---|
Thesis
|
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2011.Am.V (Browse shelf(Opens below)) | Not for loan | 01010110056372000 | ||
CD - Rom
|
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2011.Am.V (Browse shelf(Opens below)) | 56372.CD | Not for loan | 01020110056372000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| Cai01.13.08.M.Sc.2011.Am.F Fabrication and testing of Cairo University SPARC "CUSPARC" processor / | Cai01.13.08.M.Sc.2011.Am.F Fabrication and testing of Cairo University SPARC "CUSPARC" processor / | Cai01.13.08.M.Sc.2011.Am.V Verification of decimal floating-point operations / | Cai01.13.08.M.Sc.2011.Am.V Verification of decimal floating-point operations / | Cai01.13.08.M.Sc.2011.En.A Analysis and applications of a periodically - loaded transmission line with amplitude and / or position - modulated loads / | Cai01.13.08.M.Sc.2011.En.A Analysis and applications of a periodically - loaded transmission line with amplitude and / or position - modulated loads / | Cai01.13.08.M.Sc.2011.En.D Design and FPG implementation of an ultra wideband PHY layer / |
Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communication
Decimal floating-point designs require a verification process to prove that the design is in compliance with the IEEE standarf for floating-point arihmetic (IEEE Std 754-2008). Our work is a decimal floating-point verification using simulation based verification, which a simulation method based on coverage models to cover corner cases of a certain decimal floating-point operation
Issued also as CD
There are no comments on this title.
Click on an image to view it in the image viewer