Decimal floating point arithmetic unit based on fused multiply add module / Ahmed Mohammed Elshafiey Mohammed Eltantawy ; Supervised Hossam A. H. Fahmy
Material type:
TextLanguage: English Publication details: Cairo : Ahmed Mohammed Elshafiey Mohammed Eltantawy , 2011Description: 162 P. : plans ; 30cmOther title: - وحدة حسابية للأرقام العشرية ذات النقطة العائمة مبنية على وحدة ضرب و جمع مدمجين [Added title page title]
- Issued also as CD
| Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
|---|---|---|---|---|---|---|---|
Thesis
|
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2011.Ah.D (Browse shelf(Opens below)) | Not for loan | 01010110057020000 | ||
CD - Rom
|
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2011.Ah.D (Browse shelf(Opens below)) | 57020.CD | Not for loan | 01020110057020000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| Cai01.13.08.M.Sc.2011.Ah.D Dropout compensation in wireless networked control systems / | Cai01.13.08.M.Sc.2011.Ah.D Dropout compensation in wireless networked control systems / | Cai01.13.08.M.Sc.2011.Ah.D Decimal floating point arithmetic unit based on fused multiply add module / | Cai01.13.08.M.Sc.2011.Ah.D Decimal floating point arithmetic unit based on fused multiply add module / | Cai01.13.08.M.Sc.2011.Ah.L LDPC decoding using selective max-min (SMM) algorithm : Theory and implementation / | Cai01.13.08.M.Sc.2011.Ah.L LDPC decoding using selective max-min (SMM) algorithm : Theory and implementation / | Cai01.13.08.M.Sc.2011.Ah.P Particle swarm optimization algorithms for object tracking / |
Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communication
In this research, a decimal floating point fused multiply add unit is proposed. The design uses some advanced techniques that are used in binary floating-point fused multiply-add units and improve it to fit with decimal. For example, the design uses a leading zero anticipator block to anticipate leading zero before addition. Hence, it performs the final alignment of operands prior to addition to allow using combined add/round module
Issued also as CD
There are no comments on this title.
Click on an image to view it in the image viewer