Ultra Low power Digital to analog converter using successive approximation register logic with voltage offset cancellation technique / Karim Mohamed Abozeid Khalifa ; Supervised Ahmed Hussein Mohamed Khalil , Mohamed Mostafa Aboudina

By:

Karim Mohamed Abozeid Khalifa

Contributor(s):

Material type: Text

TextLanguage: English Publication details: Cairo : Karim Mohamed Abozeid Khalifa , 2015Description: 75 P. : charts , facsimiles ; 30cmOther title:

التحول التناظرى الرقمى فائق الانخفاض فى الطاقة باستخدام التسجيل التقريبى التعاقبى وتقنية الغاء الجهد المعوض [Added title page title]

Subject(s):

Available additional physical forms:

Issued also as CD

Dissertation note: Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications Summary: This Thesis discusses an Analog to Digital converter using successive approximation algorithm that is used in ultra-low power applications. The discussion includes various architectures of the blocks of the main architecture achieving the least power consumption of these blocks and introducing offset cancellation technique

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Home library	Call number	Copy number	Status	Date due	Barcode
Thesis	قاعة الرسائل الجامعية - الدور الاول	المكتبة المركزبة الجديدة - جامعة القاهرة	Cai01.13.08.M.Sc.2015.Ka.U (Browse shelf(Opens below))		Not for loan		01010110066132000
CD - Rom	مخـــزن الرســائل الجـــامعية - البدروم	المكتبة المركزبة الجديدة - جامعة القاهرة	Cai01.13.08.M.Sc.2015.Ka.U (Browse shelf(Opens below))	66132.CD	Not for loan		01020110066132000

Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	Cai01.13.08.M.Sc.2015.Ib.D Design and implementation of an enhanced radar signal processor /	Cai01.13.08.M.Sc.2015.Is.C A compact model for double - gate nanoscale transistors /	Cai01.13.08.M.Sc.2015.Is.C A compact model for double - gate nanoscale transistors /	Cai01.13.08.M.Sc.2015.Ka.U Ultra Low power Digital to analog converter using successive approximation register logic with voltage offset cancellation technique /	Cai01.13.08.M.Sc.2015.Ka.U Ultra Low power Digital to analog converter using successive approximation register logic with voltage offset cancellation technique /	Cai01.13.08.M.Sc.2015.Kh.P Performance evaluation of a dense relay network /	Cai01.13.08.M.Sc.2015.Kh.P Performance evaluation of a dense relay network /	Next

Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications

This Thesis discusses an Analog to Digital converter using successive approximation algorithm that is used in ultra-low power applications. The discussion includes various architectures of the blocks of the main architecture achieving the least power consumption of these blocks and introducing offset cancellation technique

Issued also as CD

There are no comments on this title.

to post a comment.