Software de{uFB01}ned radio using dynamic partial recon{uFB01}guration / Ahmed Mohamed Sadek Mabrouk ; Supervised Amin Mohamed Nassar , Hassan Mostafa Hassan
Material type:
- الراديو المحدد برمجياً باستخدام تقنية البرمجة الديناميكية والجزئية [Added title page title]
- Issued also as CD
Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
---|---|---|---|---|---|---|---|
![]() |
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2016.Ah.S (Browse shelf(Opens below)) | Not for loan | 01010110069855000 | ||
![]() |
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2016.Ah.S (Browse shelf(Opens below)) | 69855.CD | Not for loan | 01020110069855000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
Cai01.13.08.M.Sc.2016.Ah.N New real-time memory controller design for embedded multi-core system / | Cai01.13.08.M.Sc.2016.Ah.S Smoke and fire detection using Image and video processing and analysis / | Cai01.13.08.M.Sc.2016.Ah.S Smoke and fire detection using Image and video processing and analysis / | Cai01.13.08.M.Sc.2016.Ah.S Software de{uFB01}ned radio using dynamic partial recon{uFB01}guration / | Cai01.13.08.M.Sc.2016.Ah.S Software de{uFB01}ned radio using dynamic partial recon{uFB01}guration / | Cai01.13.08.M.Sc.2016.Ah.S A single core fpga aes cipher\decipher for key lengths of 128, 192 and 256 bits / | Cai01.13.08.M.Sc.2016.Ah.S A single core fpga aes cipher\decipher for key lengths of 128, 192 and 256 bits / |
Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications
A novel design is proposed for implementing di{uFB00}erent communication chains using adaptable single chain and results shows an improvement in area and power consumption. This proposed work shows the advantages of using FPGA feature, Dynamic Partial Recon{uFB01}guration (DPR), in the implementation of Software De{uFB01}ned Radio (SDR) System that can switch among di{uFB00}erent communication standards such as 2G, 3G, LTE, and WIFI. The SDR system is being hardware recon{uFB01}gured real time to simulate Multiband / Multistandard communication systems, where the recon{uFB01}guration is being held on FPGA partially and dynamically while the FPGA is fully functioning
Issued also as CD
There are no comments on this title.