A low complexity fast fourier transform architecture / Ahmed Mamdouh Ahmed Elsha{uFB01}y ; Supervised Omar Ahmed Ali Nasr
Material type:
- بنية تحويلة فورير السريعة ذات التعقيد البسيط [Added title page title]
- Issued also as CD
Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
---|---|---|---|---|---|---|---|
![]() |
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2016.Ah.L (Browse shelf(Opens below)) | Not for loan | 01010110071261000 | ||
![]() |
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2016.Ah.L (Browse shelf(Opens below)) | 71261.CD | Not for loan | 01020110071261000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
Cai01.13.08.M.Sc.2016.Ab.D Design of high performance variation tolerant differential voltage to time converter (VTC) circuits / | Cai01.13.08.M.Sc.2016.Ah.E Electromagnetic wave-particle interaction using cavity modal expansion / | Cai01.13.08.M.Sc.2016.Ah.E Electromagnetic wave-particle interaction using cavity modal expansion / | Cai01.13.08.M.Sc.2016.Ah.L A low complexity fast fourier transform architecture / | Cai01.13.08.M.Sc.2016.Ah.L A low complexity fast fourier transform architecture / | Cai01.13.08.M.Sc.2016.Ah.N New real-time memory controller design for embedded multi-core system / | Cai01.13.08.M.Sc.2016.Ah.N New real-time memory controller design for embedded multi-core system / |
Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications
In digital signal processing {uFB01}eld, it is often required to transform the signal between time and frequency domains using the fast fourier transform (FFT) algorithm. Therefore FFT blocks is one of the basic building block in digital signal processors. The basic computational units of the high-throughput pipeline FFT architectures are the butter{uFB02}y block and a rotator block. The butter{uFB02}y block performs a weighted complex addition and subtraction, while the rotator block performs a rotation in the complex plane by a given rotation angles, i.e., the twiddle factors. Compared to the butter{uFB02}y operation, the rotator operation is the costly one. In this work we propose a restructure to the conventional FFT rotational angles into a modi{uFB01}ed hardWare friendly FFT (HW-F FFT) angles. The main goal is to enhance either power, area or speed performance while maintaining the signal to Quantization Noise Ratio (SQNR) requirements
Issued also as CD
There are no comments on this title.