header
Image from OpenLibrary

Design guidelines for the implementation of embedded network on chip (NOC) in FPGAs / Noha Gamal Mohamed ; Supervised Hossam A. H. Fahmy , Hassan Mostafa

By: Contributor(s): Material type: TextTextLanguage: English Publication details: Cairo : Noha Gamal Mohamed , 2017Description: 74 P. : photographs ; 30cmOther title:
  • ارشادات التصميم لتطبيق شبكات توصيل المعلومات على رقائق إلكترونية فى نظم المصفوفات القابلة للبرمجة [Added title page title]
Subject(s): Available additional physical forms:
  • Issued also as CD
Dissertation note: Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications Summary: In this thesis, a literature survey of existing Networks-on-chips is presented, then a comparative review between the NoCs with available source code from area and speed respective is provided. Efficiency gaps between hard and soft implementations using FPGA-embedded NoC have been analyzed and designs recommendations have been proposed. Finally two soft implantations are introduced to attempt the maximum reduction of either the delay gap or the power gap between soft and hard implementations
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Copy number Status Date due Barcode
Thesis Thesis قاعة الرسائل الجامعية - الدور الاول المكتبة المركزبة الجديدة - جامعة القاهرة Cai01.13.08.M.Sc.2017.No.D (Browse shelf(Opens below)) Not for loan 01010110073443000
CD - Rom CD - Rom مخـــزن الرســائل الجـــامعية - البدروم المكتبة المركزبة الجديدة - جامعة القاهرة Cai01.13.08.M.Sc.2017.No.D (Browse shelf(Opens below)) 73443.CD Not for loan 01020110073443000

Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications

In this thesis, a literature survey of existing Networks-on-chips is presented, then a comparative review between the NoCs with available source code from area and speed respective is provided. Efficiency gaps between hard and soft implementations using FPGA-embedded NoC have been analyzed and designs recommendations have been proposed. Finally two soft implantations are introduced to attempt the maximum reduction of either the delay gap or the power gap between soft and hard implementations

Issued also as CD

There are no comments on this title.

to post a comment.