header
Local cover image
Local cover image
Image from OpenLibrary

Hardware implementation of a simplified radix-4 successive cancellation decoder for polar codes / Hussein Galal Hussein Hassan ; Supervised Hossam Aly Hassan Fahmy

By: Contributor(s): Material type: TextTextLanguage: English Publication details: Cairo : Hussein Galal Hussein Hassan , 2019Description: 71 P. : charts ; 30cmOther title:
  • تنفيذ دائرة فك تشفير للشفرات القطبية باستخدام الالغاء المتتالي المبسط ذو اساس رباعي [Added title page title]
Subject(s): Online resources: Available additional physical forms:
  • Issued also as CD
Dissertation note: Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications Summary: In this thesis, we proposed a latency reduced decoder for the polar codes, this decoder is based on the successive cancellation decoding. The main idea is based on the usage of a radix-4 processing unit to calculate intermediate LLR values, a new last stage processing unit that is capable of decoding more than 4 bits in a cycle and the usage of the partial sum lookahead technique to improve hardware utilization and decrease the overall latency
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Copy number Status Barcode
Thesis Thesis قاعة الرسائل الجامعية - الدور الاول المكتبة المركزبة الجديدة - جامعة القاهرة Cai01.13.08.M.Sc.2019.Hu.H (Browse shelf(Opens below)) Not for loan 01010110078458000
CD - Rom CD - Rom مخـــزن الرســائل الجـــامعية - البدروم المكتبة المركزبة الجديدة - جامعة القاهرة Cai01.13.08.M.Sc.2019.Hu.H (Browse shelf(Opens below)) 78458.CD Not for loan 01020110078458000

Thesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communications

In this thesis, we proposed a latency reduced decoder for the polar codes, this decoder is based on the successive cancellation decoding. The main idea is based on the usage of a radix-4 processing unit to calculate intermediate LLR values, a new last stage processing unit that is capable of decoding more than 4 bits in a cycle and the usage of the partial sum lookahead technique to improve hardware utilization and decrease the overall latency

Issued also as CD

There are no comments on this title.

to post a comment.

Click on an image to view it in the image viewer

Local cover image