High throughput low power architecture for network-on-chip / Mohamed Ahmed Abdelghany Ahmed Elsayed Salem ; Supervised Darek Korzec , Mohammed Ismail
Material type:
- تصميم ذو معدل مرتفع لانتقال البيانات ومنخفض لاستهلاك الطاقة للشبكة الرقاقة الالكترونية [Added title page title]
Item type | Current library | Home library | Call number | Status | Barcode | |
---|---|---|---|---|---|---|
![]() |
قاعة الثقاقات الاجنبية - الدور الثالث | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.34.Ph.D.2010.Mo.H (Browse shelf(Opens below)) | Not for loan | 01010110060184000 |
Thesis (Ph.D.) - German University - Faculty of Postgraduate Studies and Scientific Research - Department of Information Engineering and Technology
With the rapid advance in technology in today's System - on - chip (SoC) , the number and functionality of intellectual property blocks (IPs) and the complexity of interconnects have been increasing dramatically . Since the system scalability and bandwidth of SoCs are limited , Network on Chip (NoC) architectures are emerging as the best replacement for the existing interconnects architectures
There are no comments on this title.