| 000 | 01784cam a2200349 a 4500 | ||
|---|---|---|---|
| 003 | EG-GiCUC | ||
| 005 | 20250223030746.0 | ||
| 008 | 130127s2012 ua e f m 000 0 eng d | ||
| 040 |
_aEG-GiCUC _beng _cEG-GiCUC |
||
| 041 | 0 | _aeng | |
| 049 | _aDeposite | ||
| 097 | _aM.Sc | ||
| 099 | _aCai01.13.08.M.Sc.2012.Wa.H | ||
| 100 | 0 | _aWalid Ahmed Mohamed Mohamed Elreedy | |
| 245 | 1 | 0 |
_aHigh performance memory requests scheduling technique for multicore processors / _cWalid Ahmed Mohamed Mohamed Elreedy ; Supervised Amin M. Nassar , Hossam A. H. Fahmy , Ali A. Elmoursy |
| 246 | 1 | 5 | _aنظام جدولة عالي الأداء لطلبات الذاكرة في المعالجات متعددة الأنوية |
| 260 |
_aCairo : _bWalid Ahmed Mohamed Mohamed Elreedy , _c2012 |
||
| 300 |
_a82 P. : _bplans ; _c30cm |
||
| 502 | _aThesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronics and Communication | ||
| 520 | _aIn this paper, we propose two new memory access scheduling techniques the Fair Least-Request Most Related (DLRMR) algorithm, and the Fair Issue-Queue based Most Related (FIQMR) algorithm based on the Least Reques (LREQ) algorithm and the Issue Queue based (IQ-based) algorithm respectively. The results show that FLRMR improves fairness over LREQ by 54.6% on average and speedup by 8.64% on average | ||
| 530 | _aIssued also as CD | ||
| 653 | 4 | _aComputer architecture | |
| 653 | 4 | _aMemory access sheduling | |
| 653 | 4 | _aMulticore processors | |
| 700 | 0 |
_aAli Ali Elmoursy , _eSupervisor |
|
| 700 | 0 |
_aAmin Mohamed Nassar , _eSupervisor |
|
| 700 | 0 |
_aHossam Ali Hassan Fahmy , _eSupervisor |
|
| 856 | _uhttp://172.23.153.220/th.pdf | ||
| 905 |
_aNazla _eRevisor |
||
| 905 |
_aSamia _eCataloger |
||
| 942 |
_2ddc _cTH |
||
| 999 |
_c41297 _d41297 |
||