| 000 | 01969cam a2200337 a 4500 | ||
|---|---|---|---|
| 003 | EG-GiCUC | ||
| 005 | 20250223031409.0 | ||
| 008 | 160116s2015 ua f m 000 0 eng d | ||
| 040 |
_aEG-GiCUC _beng _cEG-GiCUC |
||
| 041 | 0 | _aeng | |
| 049 | _aDeposite | ||
| 097 | _aM.Sc | ||
| 099 | _aCai01.13.08.M.Sc.2015.Mo.D | ||
| 100 | 0 | _aMohammed Wagih Emam Ismail | |
| 245 | 1 | 0 |
_aDesign of time based analog to digital converter TB - ADC : _bNew design methodology for voltage to time converter VTC circuits / _cMohammed Wagih Emam Ismail ; Supervised Serag E. D. Habib , Hassan Mostafa |
| 246 | 1 | 5 |
_aتصميم محول تناظرى رقمى معتمد على صيغة الوقت : _bطريقة تصميم جديدة لدوائر تحويل الجهد إلى الوقت |
| 260 |
_aCairo : _bMohammed Wagih Emam Ismail , _c2015 |
||
| 300 |
_a87 P. ; _c30cm |
||
| 502 | _aThesis (M.Sc.) - Cairo University - Faculty of Engineering - Department of Electronica and Communication | ||
| 520 | _aIn this thesis, we introduce a new design methodology for voltage to time converters (VTCs) circuits suitable for time - based analog -to - digital converters (TB - ADC). This new methodology has been tested by designing an 8- bit low power TB - ADC as one of the alternatives to the traditional ADCs. The proposed ADC consists of two stages. The {uFB01}rst stage is the VTC and the second stage is the time to digital converter (TDC). The percentage of digital to analog part is greater than the tradi - tional ADC and it is an Op - Amp - less design | ||
| 530 | _aIssued also as CD | ||
| 653 | 4 | _aAnalog to digital converter (ADC) | |
| 653 | 4 | _aSoftware defined radio (SDR) | |
| 653 | 4 | _aVoltage to time converter (VTC) | |
| 700 | 0 |
_aHassan Mostafa Hassan Mostafa , _eSupervisor |
|
| 700 | 0 |
_aSerag Elden Elsayed Habib , _eSupervisor |
|
| 856 | _uhttp://172.23.153.220/th.pdf | ||
| 905 |
_aNazla _eRevisor |
||
| 905 |
_aSamia _eCataloger |
||
| 942 |
_2ddc _cTH |
||
| 999 |
_c54481 _d54481 |
||