Development of simultaneously multithreaded computer systems / Soha Saad Zaghloul ; Supervised Mohamed Gamal Darwish , Muhamed Mudawar
Language: Eng Publication details: Cairo : Soha Saad Zaghloul , 2005Description: 175L : ill ; 30cmOther title:- تطوير نظم الحاسبات المتزامنة والمتعددة [Added title page title]
- Issued also as CD
| Item type | Current library | Home library | Call number | Copy number | Status | Barcode | |
|---|---|---|---|---|---|---|---|
Thesis
|
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.20.01.Ph.D.2005.So.D. (Browse shelf(Opens below)) | Not for loan | 01010110044967000 | ||
CD - Rom
|
مخـــزن الرســائل الجـــامعية - البدروم | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.20.01.Ph.D.2005.So.D. (Browse shelf(Opens below)) | 44967.CD | Not for loan | 01020110044967000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| Cai01.20.01.Ph.D.2005.Gh.R. Robust image watermarking on frequency domain / | Cai01.20.01.Ph.D.2005.Gh.R. Robust image watermarking on frequency domain / | Cai01.20.01.Ph.D.2005.So.D. Development of simultaneously multithreaded computer systems / | Cai01.20.01.Ph.D.2005.So.D. Development of simultaneously multithreaded computer systems / | Cai01.20.01.Ph.D.2006.Sh.P. Performance Analysis for E - Commerce Security systems / | Cai01.20.01.Ph.D.2006.Sh.P. Performance Analysis for E - Commerce Security systems / | Cai01.20.01.Ph.D.2006.Sh.S Solving the triangle routing problem in mobile IP / |
Thesis (PH.D.) - Cairo University - Faculty Of Computers and Information - Department Of Information Technology
The main objective of processor designers is to effectively exploit the parallelism available in different applicationsSimultaneous Multithreading (SMT) is becoming one of the major trends in the design of future generations of microarchitecturesIts key strength comes from its ability to exploit both thread - level and instruction - level parallelismIn addition , its efficient use of hardware resources resolves conflicts raised between parallel instructions and consequently hides latencyNevertheless , SMT has its limitations : having multiple threads active concurrently may cause conflicts on the hardware resourcesMoreover , SMT processors suffer from their lack of scalability , additional pipeline stages , nd inefficient handling of long latency operations
Issued also as CD
There are no comments on this title.