An Efficient ASIC Implementation of a NB-IoT Security Co-processor / By Mohamed Amr Ezz El-Din Sharaf; Under the Supervision of Prof. Dr. Ahmed Hussein Khalil, Dr. Hassan Mostafa
Material type:
TextLanguage: English Summary language: English, Arabic Producer: 2024Description: 68 pages : illustrations ; 30 cm. + CDContent type: - text
- Unmediated
- volume
- تنفيذ فعال لمعالج مشارك في أمن إنترنت الأشياء ذات نطاق تردد ضيق في اطار دائرة متكاملة محددة الوظيفة [Added title page title]
- 621.38
- Issued also as CD
| Item type | Current library | Home library | Call number | Status | Barcode | |
|---|---|---|---|---|---|---|
Thesis
|
قاعة الرسائل الجامعية - الدور الاول | المكتبة المركزبة الجديدة - جامعة القاهرة | Cai01.13.08.M.Sc.2024.Mo.E. (Browse shelf(Opens below)) | Not for loan | 01010110090991000 |
Browsing المكتبة المركزبة الجديدة - جامعة القاهرة shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| Cai01.13.08.M.Sc.2024.Es.E. Efficient ASIC Implementation for Satellite-IoT Security / | Cai01.13.08.M.Sc.2024.Is.P Particle swarm optimization of machine learning in cognitive radio E_health network at low SNR / | Cai01.13.08.M.Sc.2024.Mo.E Enhanced single-shot beam-training using true-time-delay units for mmwave hybrid arrays / | Cai01.13.08.M.Sc.2024.Mo.E. An Efficient ASIC Implementation of a NB-IoT Security Co-processor / | Cai01.13.08.M.Sc.2024.Mo.L Low-cost ventilator volume control modes realization with squeezed ann assisted implementation / | Cai01.13.08.M.Sc.2024.Mo.U Using structural features to detect hardware trojans to provide hardware security and reliability / | Cai01.13.08.M.Sc0.2023.Na.D Design of Voltage-Controlled Oscillator for Millimeter Waves Based on System-on-Chip in 0.13-µm BiCMOS Technology / |
Thesis (M.Sc.)-Cairo University, 2024.
Bibliography: pages 63-65.
This work implements a co-processor for LTE and NB-IoT confidentiality and integrity security algorithms. Implementation is optimized for NB-IoT devices where low area and low power considerations must be followed. Different core implementation approaches are compared targeting ASIC technology of 65 and 130 nm. The co-processor has a simple unified memory interface to operate seamlessly with a main processor running LTE/NB-IoT protocol stack. The co-processor can serve as an security accelerator in a LTE/NB-IoT SoC.
هذا العمل يقوم بتنفيذ معالج تعاوني لخوارزميات سرية ونزاهة LTE وNB-IoT. تم تحسين التنفيذ لأجهزة NB-IoT حيث يجب اتباع اعتبارات منخفضة المساحة والطاقة. تُقارن أساليب تنفيذ النواة المختلفة، مستهدفة تكنولوجيا ASIC بحجم 65 و 130 نانومتر. يحتوي معالج التعاون على واجهة ذاكرة موحدة بسيطة للعمل بسهولة مع المعالج الرئيسي الذي يعمل على بروتوكول تكنولوجيا LTE/NB-IoT. يمكن لمعالج التعاون أن يكون مسرعًا للأمان في نظام على شرائح يدعم تكنولوجيا LTE/NB-IoT.
Issued also as CD
Text in English and abstract in Arabic & English.
There are no comments on this title.